


FIG. 1






FIG. 3





FIG. 4



உ  
ஞ்  
ச  
ட




FIG. 6




FIG. 7




FIG. 8




FIG. 9





FIG. 10





[illegible][illegible]

FIG. 13




FIG. 14




FIG. 15




FIG. 16




FIG. 17




FIG. 18




FIG. 19




Diagram illustrating a memory array structure. The array consists of multiple memory row blocks (MB#A, MB#B, etc.) connected to bit line isolation gate groups (40a, 40b, 40c) and sense amplifier circuit groups (SKG). The diagram shows control signals RACT and ZTE, and clock signals  $\phi_{bb}$ ,  $\phi_{ba}$ , and  $\phi_{bc}$ . The structure includes NGa, AGa, NGb, AGb, NGc, and AGc components. An arrow points to the top of the memory row blocks with the text "ALL MEMORY ROW BLOCKS ACCELERATED".

Figure 1 is a schematic diagram of a memory array architecture. It shows a vertical stack of memory row blocks (MB#A, MB#B, etc.) connected to a horizontal array of bit lines. The architecture includes a designated memory row block accelerated section, which contains a bit line isolation gate group (40a), a sense amplifier circuit group (SKG), and another bit line isolation gate group (40b). The sense amplifier circuit group is connected to the bit lines and the memory row blocks. The bit line isolation gate groups are connected to the bit lines and the sense amplifier circuit group. The diagram also shows a ZTE (Zero Threshold Voltage) line and a RACT (Read Access Time) line. The ZTE line is connected to the bit lines and the sense amplifier circuit group. The RACT line is connected to the bit lines and the sense amplifier circuit group. The diagram is labeled with various signals and components, including  $\phi_{ba}$ ,  $\phi_{bb}$ ,  $\phi_{bc}$ , G0, G1, G2, G3, G4, G5, OGa, OGb, OGc, NGd, NGe, NGf, and 40a, 40b, 40c.

RACT

SELECTED BLOCK

BLEQ

NON-SELECTED

FIG. 23A




FIG. 23B




FIG. 24




FIG. 25A




FIG. 25B




FIG. 26 PRIOR ART






FIG. 27A  
PRIOR ART



LTR  
Low -  $V_{th}$

FIG. 27B  
PRIOR ART



DTR  
M -  $V_{th}$   
 $Toxm > Tox1$